29th International
Symposium on
VLSI Design and Test
Venue: Shivalik View, Sector 17Chandigarh, India
Our Theme
VLSI Design and Semiconductor Technology for Next Gen Chips & AI Applications
28+
Previous Editions
300+
Expected Attendees
50+
Research Papers
15+
Keynote Speakers
Our Sponsors
Important Dates
Paper Submission Deadline
May 15, 2025
Deadline for all paper submissions. No extensions will be granted.
Notification of Acceptance
July 1, 2025
Authors will be notified about the status of their submissions.
Camera-ready Submission
July 15, 2025
Final papers must be submitted in the required format.
Early Registration Deadline
July 10, 2025
Last day to register at the discounted early bird rate.
Conference Dates
August 7-9, 2025
Main conference events and presentations.
About VDAT 2025
VLSI Design & Test Symposium (VDAT) began as a workshop in 1998 and gained symposium status in 2005 due to growing participation from VLSI professionals and academia. Since then, it has been held annually, becoming a key event in the VLSI field. The symposium provides a platform for academia, researchers, startups, and industry professionals to exchange ideas, experiences, and knowledge in VLSI Design and Testing. Over 28 years, VDAT has introduced novel designs and technologies, contributing to global progress. High-quality technical presentations have guided participants toward advancements in VLSI technology. Now in its 29th year, VDAT-2025 will be a three-day in-person event in Chandigarh, India, during the first week of August 2025. It is supported by the VLSI Society of India.
Countdown
Keynote Speakers
Speaker information is loading...
Contact Us
For any queries, mail us.