Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
August 7-9, 2025

29th International Symposium on VLSI Design and Test

Venue: Shivalik View, Sector 17Chandigarh, India

Learn More

VDAT 2025 Awardees

Celebrating outstanding research contributions in VLSI Design and Test

6
Total Awards
6
Categories
12
Authors
Accelerator
ID: 1

An Area-Efficient Hardware Architecture and Implementation of Back-Propagation Algorithm-based Training Accelerator for Convolutional Neural Network

Authors

Rahul ShresthaNitesh Kumar Saini
Analog Mixed Signal and RF
ID: 126

An Audio 0.85-V 130-μW ΔΣ Modulator

Authors

Mohd Asim Saeed, Sumit SoinDevash Minal Das
Emerging Devices
ID: 172

Prediction of Reverse Bias Leakage Current in Al0.3Ga0.7N/GaN HEMT Devices via Machine Learning and Ensemble Modeling

Authors

Akshat Mudgal, Devansh Khanna, Harsh Kumar Dixit, Rishev Singh Chaudhary, Shivansh Mishra, Kanchan MannaApurba Chakraborty
FPGA and Embedded System
ID: 184

Quantized Residual CNN on FPGA for Real-Time Driver Attention Detection Using lis4ml

Authors

Joel Dan Philip, Asif Muhammed, Nalesh SKala S
Digital
ID: 301

A Strassen-Inspired Hardware-Efficient Parallel Architecture for Approximate DCT

Authors

Anurag Sharmasrinivasu bodapati
Memory
ID: 414

Low-Power NBTI Resilient 12T SRAM Cell with Enhanced Reliability

Authors

Vipul Sahu, ARYAN KANNAUJIYA, Pranjal VermaAmbika Prasad Shah

Congratulations to All Awardees!

Your innovative research contributions are advancing the field of VLSI Design and Test. We look forward to seeing the continued impact of your work.

Our Theme

VLSI Design and Semiconductor Technology for Next Gen Chips & AI Applications

Meet Our Distinguished Speakers

Sanjeev Arora

Sanjeev Arora

Cabinet Minister, Punjab Industries & Commerce, Investment Promotion and NRI Affairs

Hitesh Garg

Hitesh Garg

Vice President and India Country Manager

NXP Semiconductors

Sunita Verma

Sunita Verma

Group Coordinator (R&D)

MeitY

Prof. Rajeev Ahuja

Prof. Rajeev Ahuja

Director

IIT Ropar

Prof. Lakxmidhar Behera

Prof. Lakxmidhar Behera

Director

IIT Mandi

Dr. Kamaljeet Singh

Dr. Kamaljeet Singh

Director General

SCL

Dr. Sharon Zhou

Dr. Sharon Zhou

Vice President of Artificial Intelligence

AMD

Dr. SD Sudarsan

Dr. SD Sudarsan

Executive Director

CDAC Banglore

Dr. Satya Gupta

Dr. Satya Gupta

President

VLSI Society

Rajeev Madhavan

Rajeev Madhavan

Clear Ventures & Magma

Dr. Ravi Mahajan

Dr. Ravi Mahajan

Fellow

Intel

Wilfred Gomes

Wilfred Gomes

Founder & CEO

Mueon

Prof. Shanti Pavan

Prof. Shanti Pavan

Professor

IIT Madras

Sarita Ahlawat

Sarita Ahlawat

Botlabs

Chitra Hariharan

Chitra Hariharan

Renesas

Preet Yadav

Preet Yadav

NXP Semiconductors

Tapas Nandy

Tapas Nandy

Sr. Director, Microsoft / Sr. Member, IEEE

Microsoft

Nishit Gupta

Nishit Gupta

Scientist E

MeitY

Gaurav Goel

Gaurav Goel

Senior Principal Engineer

Renesas

Dipan Sahu

Dipan Sahu

Assistant Innovation Director

Ministry of Education's Innovation Cell

Ganesan Narayanasamy

Ganesan Narayanasamy

President, OpenPOWER Foundation

CEO at Object Automation Inc. – USA & India

Join us for an inspiring event featuring 21 distinguished speakers from leading organizations worldwide.

About VDAT 2025

VLSI Design & Test Symposium (VDAT) began as a workshop in 1998 and gained symposium status in 2005 due to growing participation from VLSI professionals and academia. Since then, it has been held annually, becoming a key event in the VLSI field. The symposium provides a platform for academia, researchers, startups, and industry professionals to exchange ideas, experiences, and knowledge in VLSI Design and Testing. Over 28 years, VDAT has introduced novel designs and technologies, contributing to global progress. High-quality technical presentations have guided participants toward advancements in VLSI technology. Now in its 29th year, VDAT-2025 will be a three-day in-person event in Chandigarh, India, during the first week of August 2025. It is supported by the VLSI Society of India.

Countdown

00
days
00
hours
00
minutes
00
seconds

28+

Previous Editions

300+

Expected Attendees

50+

Research Papers

15+

Keynote Speakers

Our Sponsors

Mandi Logo
Orbit & Skyline India
Agmatel-Keysight Logo
YourPedia Logo
Springer Logo
NXP Logo
SOC TeamUp
S-Qube systems

Important Dates

📄

Paper Submission

Deadline:April 15, 2025May 15, 2025

(Firm deadline, no further extension)

📩

Acceptance Notification

Date:June 15, 2025July 1, 2025
📅

Early Bird Registration

Deadline:June 20, 2025July 10, 2025
📸

Camera-ready Submission

Deadline:July 1, 2025July 15, 2025